




F I G. 1






F I G. 2





F I G. 4

٠.,



F I G. 5

```
module Bcount16 (q, clk)
  output [15:0] q;
  input clk;
  reg [15:0] q;
  always@(posedge clk)
        q=q+ dl;
endmodule
```


FIG. 6

```
module top;
    reg clock, reset, start, end:
    wire [b1:0] M.C; <-15
    wire [b2:0] e;
wire [b3:0] n;
                               <- 7
                               <-63
               encl(M, C, e, n, clock, reset, start, end);
 rsaEnc
 endmodule
 module rsaEnc(M, C, e, n, clk, res, st, ed);
input [b1:0] M; <-15
input [b2:0] e: <- 7
input [b3:0] n; <-63</pre>
      input clk, res, st;
      output [b1:0] C: <-15
      output ed;
       integer i;
always@(posedge clk)
if (res == 1 bl)
   C = 16 d0;
        else if (st == 1 bl)
C = 1 bl;
                    for (i=0;i<e;i++) {
                           C=(M*C)%n;
                    ed=1 bl;
endmodule
```


FIG. 7

START
DESIGNATE TYPE OF ENCRYPTING ALGORITHM S 1
DESIGNATE TYPE OF ENCRYPTING ALGORITHM 3 1
SET UP BIT LENGTH OF ENCRYPTING KEY S 2 SETUP DATA
SET UP BIT LENGTH OF ENCRYPTING KEY 52 SETUP DATA
SET UP BIT VALUE OF ENCRYPTING KEY
RETRIEVE ENCRYPTING ALGORITHM FILE WRITTEN S 4 IN HARDWARE DESCRIPTION LANGUAGE
SET REAL VALUES OF SETUP DATA TO ENCRYPTING S 5
COMPILE ENCRYPTING ALGORITHM FILE USING S 6 HARDWARE DESCRIPTION LANGUAGE LIBRARY
7
GENERATE MAPPING DATA OBJECT \$ 7
GENERATE TIMING SIGNAL FOR PERIPHERAL CIRCUIT OF PROGRAMMABLE LOGIC DEVICE/UNIT
FORM POSITIONS OF GATES AND LINES OF PROGRAMMABLE LOGIC DEVICE/UNIT
E N D

FIG. 8



F I G. 9










FIG. 12







F1G. 14



F1G. 15





FIG. 16



F1G. 17